Abstract: This paper presents a low voltage highly linear CMOS up conversion mixer based on current conveyor (CCII), which converts an input of 100 MHz IF signal to an output of 2.4 GHz RF signal. The linearity of the designed mixer is greatly enhanced by utilizing a fully differential current conveyor. The flipped voltage follower (FVF) technique is applied for decreasing the current conveyor nonideality and the nonlinear output resistance of its buffer. Folded cascode structure has been used in the proposed mixer to achieve low supply voltage operation and separate biasing current of local oscillator (LO) switching and transconductance stages of mixer for decreasing the noise level of switching pairs. Full transistor level simulation results performed by Cadence in AMS 0.35 µm CMOS technology reveal high linearity of the proposed mixer after a FOM-based comparison which has achieved up to 13.32 dBm IIP3, −1.34 dBm P-1 dB and 96.7 dBm IIP2 with a conversion gain of 4.2 dB while consumes only 1.2 mW at supply voltage of 1 V.
Introduction
In recent years, demand for wireless communication systems has been increased tremendously. Many types of mobile communication devices, such as cellular phones and wireless broadband internet have been introduced. On the other hand to prolong the battery life, low power and low voltage RF circuits draw great attention. A double-balanced Gilbert mixer is the most popular one and widely used in RF transceivers due to its good port to port isolation. It comprises a transconductance stage, a local oscillator (LO) switch stage and an output load stage. There are several performance indexes to be fulfilled when designing a mixer such as input second and third order intercept points (IIP2 and IIP3), input 1-dB compression point (P-1 dB), conversion gain, noise figure, and port to port isolation. Noise cancellation technique has been widely used by introducing dynamic current bleeding approach to the LO switching stage to reduce the bias current of LO switches and hence the noise level of a mixer [1] . However, there are a few drawbacks about conversion gain and linearity [2, 3] . The requirement of linearity performance for a mixer becomes more critical criteria in RF transceivers and affects the linearity of the overall system. This requirement which is measured by IIP2, IIP3 and P-1 dB decreases heavily with the supply voltage and dc biasing current. Therefore, it is a great challenge to achieve high linearity at low power and low voltage. If the LO switches are assumed ideal, overall linearity of a Gilbert mixer is dominated by its transconductance stage [4] . The second and third order intermodulation distortions of a mixer are affected by the input stage device mismatch and square law of MOS transistors in the transconductance stage that limits the input signal linear range and harmonic suppression. Several methods of reducing second and third order intermodulation distortions were presented [4, 5, 6, 7] . This paper presents a novel topology based on Gilbert mixer that helps to reach a highly linear low voltage up conversion mixer. The current conveyor circuit with a flipped voltage follower (FVF) structure is used as the transconductance stage of the mixer.
Concept of the proposed architecture
The linearity of a Gilbert mixer is affected by linearity of its transconductance stage, therefore by considering an extra linear stage we have a better performance of the overall cell. A very high linear transconductor can be implemented by a current conveyor (CCII), which is based on a voltage buffer with current duplication capability. Block diagram of a CCII and considered transconductor are shown in Fig. 1 (a) and (b). The main idea is that since the input ports (X and Y) and the input and output ports (X and Z) of CCII have the same voltage and current, respectively, so the transconductance will be linear and equal to 1/R. One issue that must be considered is the nonideality of the CCII. In an ideal CCII, the input port X (output node of the voltage buffer) exhibits zero input impedance. But in practice, conventional buffers in CMOS process have output impedance equal to 1/g m which is in the range of kilo ohms. This non-zero impedance which is not linear and will be a source of nonlinearity causes the CCII away from its ideal behavior. The nonlinear g m and corresponding drain current of the common source MOSFET described as a function of g m and gate-source voltage can be expressed by Taylor series expansions as written below;
where g mi is proportional to the (i − 1) th derivative with respect to g m . It is well known that the coefficient of v 3 gs in Eq. (2) plays an important role in third order intermodulation distortion (IM3).
With regard to the above consideration, the transconductance stage of the proposed mixer is designed based on CCII. Also for decreasing the nonideality of the CCII and achieving high linearity, a pre-compensated flipped voltage follower (FVF) [8] with local current-current feedback is applied as a voltage buffer with current copying capability for obtaining very low output impedance in range of ohms at port X of the CCII.
Circuit structure and design criteria
The transistor level schematic of the proposed mixer is shown in Fig. 1 (c) . Because of the used currentcurrent feedback which is provided by M 8 and M 10 , the impedance of the port X in Fig. 1 (c) is equal to R X = 1/g m7 g m8 r o7 = 1/g m9 g m10 r o9 , where g mi and r oi are transconductance and output impedance of transistor M i , respectively. The ac output impedance of the CCII voltage buffer (port X) is achieved fewer than 32 ohms, which is an excellent result for MOS technology. Another benefit of using the FVF is that it can work at a very low supply voltage and has a good dynamic range. Dynamic margin of the FVF can be calculated by remaining all transistors (M 7 , M 8 , M Ibias ) or (M 9 , M 10 , M Ibias ) in their saturation region where M Ibias is the transistor for making the bias current, Ibias. The conditions for remaining above transistors in their saturation region can be written as here;
where I o is the drain current (Ibias in Fig. 1 (c) ), k n = µ n C ox , and V T n is the transistor threshold voltage. Since the conventional Gilbert mixer can not work properly at low supply voltage (1 V) and suffers from poor linearity, the structure of folded cascode has been used in the proposed circuit to split the supply voltage and provide low voltage operation. Another advantage of this structure is that the dc biasing current of transconductance and LO switching stages can be separated. Therefore, by limiting the dc current of switching pairs, their noise level can be greatly decreased and by injecting more dc current into the transconductance stage, the conversion gain and dc current mismatch of input differential transistors and hence the IIP2 can be improved.
The parasitic tail capacitance C P , between the LO switching and transconductance stages must be tuned out. Because it can be charged and discharged by the offset voltage generated by mismatch with a time constant of C P /g m , where g m is the transconductance of switching transistors, and can degrade the mixer linearity. The inductor L is used to tune out this parasitic capacitance [9] .
Simulation results
The proposed mixer is designed and simulated by Cadence in AMS 0.35 µm CMOS process at 1 V supply voltage. The input signal at 100 MHz is up converted to 2.4 GHz through a 2.3 GHz LO signal. Simulated conversion gain of the mixer as a function of LO power, shows that the conversion gain is increased slowly by LO power. But, by taking into account that power amplifiers in transmitters are responsible for increasing the signal gain and power, so for achieving a trade off between LO power and conversion gain, the necessary value of 5 dBm is chosen for LO power in which the conversion gain reaches to 4.2 dB. IIP3 is set at input frequency of 100 and 101 MHz with 1 MHz separation. The IIP3 and P-1 dB are 13.32 and −1.34 dBm, respectively as shown in Fig. 2 . In addition, the mixer has reached to a suitable IIP2 of 96.7 dBm. Table I merit (FOM = 10 log(OIP 3 (mW)/P dc (mW))) used in [11] , is adopted here to compare the linearity of different mixers by evaluating the effect of the output third order intercept point OIP3 to the dc power dissipation. A higher FOM implies a better linearity for mixer. In the proposed mixer, linearity is improved by using a fully differential current conveyor based on FVF as the transconductance stage of the mixer and as shown in Table I , FOM of the proposed mixer is higher than other reported mixers while consumes only 1.2 mW power.
Conclusion
A highly linear low voltage and low power up conversion mixer based on the current conveyor structure has been presented that converts an input of 100 MHz IF signal to an output of 2.4 GHz RF one. In the proposed mixer, linearity in enhanced by using a fully differential current conveyor in which the flipped voltage follower (FVF) technique is applied for decreasing the current conveyor nonideality and the nonlinear output resistance of its buffer. Folded cascode structure has been utilized in the proposed mixer to achieve low supply voltage operation and separate biasing current of the local oscillator (LO) switching and transconductance stages of mixer for decreasing the noise level of switching pairs. Full transistor level simulation has been done with AMS 0.35 µm CMOS process and revealed high linearity of the proposed mixer. Also a FOM-based comparison is applied that reaches to 13.32 dBm IIP3, −1.34 dBm P-1 dB and 96.7 dBm IIP2 with a conversion gain of 4.2 dB while consumes only 1.2 mW at 1 V supply voltage.
